Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the present application.

Listing of Claims:

1-15. (Cancelled)

16. (Previously Presented) An apparatus, comprising:

- a mapper receiving at least one pair of received symbol values, each pair of received symbol values comprising a first value and a second value, and generating a plurality of third values in response to the at least one pair of received symbol values;
- a plurality of memory banks, each memory bank adaptable to store one of the third values; and
- a controller directing each of the plurality of third values to a selected one of the plurality of memory banks for simultaneous storing according to a storing pattern, the storing pattern determined to allow for deinterleaving by retrieving values from the plurality of memory banks;

wherein the storing pattern comprises a plurality of cycles, each cycle indicating a selected subset of the plurality of memory banks and an address offset value for each memory bank in the selected subset, each of the memory banks in the selected subset for storing one of the plurality of third values, respectively;

wherein the number of cycles is six, and wherein:

the first cycle indicates first, third, fifth, and seventh memory banks are selected, with an offset of zero:

the second cycle indicates first, second, fifth, and sixth memory banks are selected, with respective offsets of one, zero, one, and zero;

the third cycle indicates second, third, seventh, and eighth memory banks are selected, with respective offsets of one, zero, one, and zero;

the fourth cycle indicates second, fourth, sixth, and eighth memory banks are selected, with an offset of one:

the fifth cycle indicates first, second, fifth, and sixth memory banks are selected, with an offset of two: and

the sixth cycle indicates second, third, seventh, and eighth memory banks are selected, with an offset of two.

17. (Previously Presented) An apparatus, comprising:

a mapper receiving at least one pair of received symbol values, each pair of received symbol values comprising a first value and a second value, and generating a plurality of third values in response to the at least one pair of received symbol values;

a plurality of memory banks, each memory bank adaptable to store one of the third values; and

a controller directing each of the plurality of third values to a selected one of the plurality of memory banks for simultaneous storing according to a storing pattern, the storing pattern determined to allow for deinterleaving by retrieving values from the plurality of memory banks;

wherein the storing pattern comprises a plurality of cycles, each cycle indicating a selected subset of the plurality of memory banks and an address offset value for each memory bank in the selected subset, each of the memory banks in the selected subset for storing one of the plurality of third values, respectively;

wherein the number of cycles is six, and wherein:

the first cycle indicates first, third, and fifth memory banks are selected, with an offset of zero;

the second cycle indicates second, third, and sixth memory banks are selected, with respective offsets of zero, one, and zero;

the third cycle indicates first, fourth, and fifth memory banks are selected, with respective offsets of one, zero, and one;

the fourth cycle indicates second, fourth, and sixth memory banks are selected, with an offset of one:

the fifth cycle indicates first, fourth, and fifth memory banks are selected, with an offset of two: and

the sixth cycle indicates second, third, and sixth memory banks are selected, with an offset of two.

18. (Previously Presented) An apparatus, comprising:

- a mapper receiving at least one pair of received symbol values, each pair of received symbol values comprising a first value and a second value, and generating a plurality of third values in response to the at least one pair of received symbol values;
- a plurality of memory banks, each memory bank adaptable to store one of the third values; and

a controller directing each of the plurality of third values to a selected one of the plurality of memory banks for simultaneous storing according to a storing pattern, the storing pattern determined to allow for deinterleaving by retrieving values from the plurality of memory banks;

wherein the storing pattern comprises a plurality of cycles, each cycle indicating a selected subset of the plurality of memory banks and an address offset value for each memory bank in the selected subset, each of the memory banks in the selected subset for storing one of the plurality of third values, respectively;

wherein the number of cycles is six, and wherein:

the first cycle indicates first and third memory banks are selected, with an offset of zero:

the second cycle indicates second and first memory banks are selected, with respective offsets of zero and one;

the third cycle indicates fourth and third memory banks are selected, with respective offsets of zero and one;

the fourth cycle indicates second and fourth memory banks are selected, with an offset of one:

the fifth cycle indicates first and second memory banks are selected, with an offset of two; and

the sixth cycle indicates third and fourth memory banks are selected, with an offset of two.

19. (Previously Presented) An apparatus, comprising:

- a mapper receiving at least one pair of received symbol values, each pair of received symbol values comprising a first value and a second value, and generating a plurality of third values in response to the at least one pair of received symbol values;
- a plurality of memory banks, each memory bank adaptable to store one of the third values; and
- a controller directing each of the plurality of third values to a selected one of the plurality of memory banks for simultaneous storing according to a storing pattern, the storing pattern determined to allow for deinterleaving by retrieving values from the plurality of memory banks;

wherein the storing pattern comprises a plurality of cycles, each cycle indicating a selected subset of the plurality of memory banks and an address offset value for each memory bank in the selected subset, each of the memory banks in the selected subset for storing one of the plurality of third values, respectively;

wherein the number of cycles is ten, and wherein:

the first cycle indicates first and third memory banks are selected, with an offset of zero:

the second cycle indicates second and first memory banks are selected, with respective offsets of zero and one:

the third cycle indicates fourth and third memory banks are selected, with respective offsets of zero and one:

the fourth cycle indicates second and first memory banks are selected, with respective offsets of one and two:

the fifth cycle indicates fourth and third memory banks are selected, with respective offsets of one and two;

the sixth cycle indicates second and fourth memory banks are selected, with an offset of two;

the seventh cycle indicates first and third memory banks are selected, with an offset of three;

the eighth cycle indicates second and first memory banks are selected, with respective offsets of three and four;

the ninth cycle indicates fourth and third memory banks are selected, with respective offsets of three and four; and

the tenth cycle indicates second and fourth memory banks are selected, with an offset of four.

20. (Cancelled)

21. (Previously Presented) An apparatus, comprising:

a mapper receiving at least one pair of received symbol values, each pair of received symbol values comprising a first value and a second value, and generating a plurality of third values in response to the at least one pair of received symbol values;

a plurality of memory banks, each memory bank adaptable to store one of the third values; and

a controller directing each of the plurality of third values to a selected one of the plurality of memory banks for simultaneous storing according to a storing pattern, the storing pattern determined to allow for deinterleaving by retrieving values from the plurality of memory banks; and

a plurality of muxes for receiving the plurality of third values and delivering selected third values to each of the respective plurality of memory banks, the third values selected by the controller.

22. (Previously Presented) An apparatus, comprising:

a mapper receiving at least one pair of received symbol values, each pair of received symbol values comprising a first value and a second value, and generating a plurality of third values in response to the at least one pair of received symbol values;

a plurality of memory banks, each memory bank adaptable to store one of the third values; and

a controller directing each of the plurality of third values to a selected one of the plurality of memory banks for simultaneous storing according to a storing pattern, the storing pattern

determined to allow for deinterleaving by retrieving values from the plurality of memory banks; and

a plurality of tri-state buses connected to the plurality of memory banks, each tri-state bus for receiving a third value, selectable by the controller, and each memory bank operable to store the value of the respective tri-state bus as directed by the controller.

23-28. (Cancelled)

 (Previously Presented) A wireless communication system including a deinterleaver, comprising:

a mapper receiving at least one pair of received symbol values, each pair of received symbol values comprising a first value and a second value, and generating a plurality of third values in response to at least one pair of received symbol values;

a plurality of memory banks, each memory bank adaptable to store one of the third values:

a controller directing each of the plurality of third value to a selected one of the plurality of memory banks for simultaneous storing according to a storing pattern, the storing pattern determined to allow for deinterleaving by retrieving values from the plurality of memory banks; and

a plurality of muxes for receiving the plurality of third values and delivering selected third values to each of the respective plurality of memory banks, the third values selected by the controller.

30. (Previously Presented) A method of deinterleaving, comprising:

receiving at least one pair of received symbol values, each pair of received symbol values comprising a first value and a second value;

mapping at least a first and second value to a plurality of third values, in response to at least one pair of received symbol values;

receiving the plurality of third values and delivering selected third values to each of the respective plurality of memory banks, the third values selected by a controller, and

simultaneously storing the plurality of third values in a plurality of memory banks

according to a storing pattern, the storing pattern determined to allow for deinterleaving by

retrieving values from the plurality of memory banks.

31. (Original) The method of claim 30, further comprising:

producing a storing address for one or more memory banks according to the storing

pattern, each storing address computed using a base address added to an offset indicated by the

storing pattern; and

incrementing the base address by a fixed amount subsequent to completion of each

successive iteration of the storing pattern.

32. (Original) The method of claim 30, wherein the storing pattern comprises a plurality of

cycles, each cycle indicating a selected subset of the plurality of memory banks and an address offset value for each memory bank in the selected subset, each of the memory banks in the

selected subset for storing one of the plurality of third values, respectively.

33. (Original) The method of claim 30, further comprising:

simultaneously retrieving two or more stored third values from two or more memory

banks according to a retrieval address; and

incrementing the retrieval address sequentially subsequent to a simultaneous retrieval.

34. (Original) The method of claim 33, further comprising delivering the retrieved stored third

values to a decoder for subsequent decoding therefrom.

35. (Previously Presented) A device, comprising:

means for receiving at least one pair of received symbol values, each pair of received

symbol values comprising a first value and a second value,

means for mapping at least a first and second value to a plurality of third values, in

response to at least one pair of received symbol values;

means for receiving the plurality of third values and delivering selected third values to each of the respective plurality of memory banks, the third values selected by a controller; and

means for simultaneously storing the plurality of third values in a plurality of memory banks according to a storing pattern, the storing pattern determined to allow for deinterleaving by retrieving values from the plurality of memory banks.

36. (Currently Amended) Computer readable media operable to perform the following steps comprising:

<u>code for causing a computer to receive</u> receiving at least one pair of received symbol values, each pair of received symbol values comprising a first value and a second value,

<u>code for causing a computer to map mapping</u> at least a first and second value to a plurality of third values, in response to at least one pair of received symbol values;

code for causing a computer to receive receiving the plurality of third values and deliver delivering selected third values to each of the respective plurality of memory banks, the third values selected by a controller; and

<u>code for causing a computer to</u> simultaneously <u>store</u> storing the plurality of third values in a plurality of memory banks according to a storing pattern, the storing pattern determined to allow for deinterleaving by retrieving values from the plurality of memory banks.

37. (Previously Presented) The apparatus of claim 21, wherein the first and second values are inphase (I) and quadrature (Q) values, respectively.

38. (Previously Presented) The apparatus of claim 21, wherein the third values are soft decision values

39. (Previously Presented) The apparatus of claim 21, wherein the third values are Log Likelihood Ratio (LLR) values.

40. (Previously Presented) The apparatus of claim 21, the number of memory banks being equal to twice the number of third values.

41. (Previously Presented) The apparatus of claim 21, wherein two or more stored third values

may be retrieved from two or more of the plurality of memory banks simultaneously.

42. (Previously Presented) The apparatus of claim 21, wherein the storing pattern is selectable

from a plurality of storage patterns, the storing pattern being selected in accordance with one of a

plurality of transmission formats.

43. (Previously Presented) The apparatus of claim 42, wherein the plurality of transmission

formats comprises 16 Quadrature Amplitude Modulation (QAM).

44. (Previously Presented) The apparatus of claim 42, wherein the plurality of transmission

formats comprises rate 1/3 encoding.

45. (Previously Presented) The apparatus of claim 21, wherein the plurality of memory banks

are sized in accordance with one or more encoder packet sizes.

46. (Previously Presented) The apparatus of claim 21, wherein the storing pattern comprises a

plurality of cycles, each cycle indicating a selected subset of the plurality of memory banks and

an address offset value for each memory bank in the selected subset, each of the memory banks

in the selected subset for storing one of the plurality of third values, respectively.

47. (Previously Presented) The apparatus of claim 46, wherein the bank selection, offset

selection, and third value selection are assigned in accordance with an encoding sequencing

pattern.

48. (Previously Presented) The apparatus of claim 46, wherein the number of cycles in the

storage pattern is twice the number of encoded symbols in an associated encoding sequence

pattern.

49. (Previously Presented) The apparatus of claim 21, wherein the controller produces a storing

address for one or more memory banks according to the storing pattern, each storing address computed using a base address added to an offset indicated by the storing pattern, the base

address incremented by a fixed amount subsequent to completion of each successive iteration of

the storing pattern.

50. (Previously Presented) The apparatus of claim 49, wherein the base value is set to an initial

value and reset to the initial value once a predetermined number of third values have been stored.

51. (Previously Presented) The apparatus of claim 21, wherein the controller selects two or more

memory banks for simultaneous retrieval of stored third values according to an address, the

address being incremented sequentially subsequent to each simultaneous retrieval.

52. (Previously Presented) The apparatus of claim 21, further comprising a decoder for

receiving a series of two or more third values and decoding a plurality of fifth values therefrom.

53. (Previously Presented) The apparatus of claim 52, wherein the decoder is a turbo decoder.

54. (Previously Presented) The apparatus of claim 21, further comprising a demodulator for

demodulating a received signal to produce the first and second values.

55-71. (Cancelled)

72. (Previously Presented) The method of claim 30, wherein each first value is an in-phase (I)

value, and each second value is a quadrature (Q) value, the method further comprising

demodulating received symbols to obtain the at least one pair of received symbol values.

73. (Previously Presented) The method of claim 30, wherein the step of mapping is performed

so that each of the third values is a soft decision value.

74. (Previously Presented) The method of claim 30, wherein the step of mapping is performed

so that each of the third values is a Log Likelihood Ratio (LLR) value.

75. (Previously Presented) The method of claim 30, wherein the step of storing is performed so

that the number of the memory banks is equal to twice the number of third values.

76. (Previously Presented) The method of claim 30, further comprising simultaneously

retrieving two or more stored third values from two or more of the plurality of memory banks.

77. (Previously Presented) The method of claim 30, further comprising:

demodulating received symbols to obtain the at least one pair of received symbol values;

and

determining the storing pattern in accordance with a transmission format of the received

symbols.

78. (Previously Presented) The method of claim 77, wherein the transmission format is selected

from a group consisting of rate 1/3 encoding and rate 1/5 encoding.

79. (Previously Presented) The method of claim 77, wherein the transmission format is selected

from a group consisting of 16 Quadrature Amplitude Modulation (QAM), 8 Phase-Shift Keying

(8 PSK), and Quadrature Phase-Shift Keying (QPSK).

80. (Previously Presented) The method of claim 30, wherein the storing pattern comprises a

plurality of cycles, each cycle indicating a selected subset of the plurality of memory banks and an address offset value for each memory bank in the selected subset, each of the memory banks

in the selected subset for storing one of the plurality of third values, respectively.

81. (Previously Presented) The method of claim 30, further comprising:

generating storing addresses for one or more memory banks according to the storing

pattern, each storing address being computed using a base address added to an offset indicated

by the storing pattern, the base address incremented by a fixed amount subsequent to completion

of each successive iteration of the storing pattern.

82. (Previously Presented) The method of claim 30, further comprising:

selecting two or more memory banks and simultaneously retrieving stored third values

according to an address; and

incrementing the address sequentially after the step of simultaneously retrieving.

83. (Currently Amended) The computer readable media of claim 36, wherein each first value is

an in-phase (I) value, and each second value is a quadrature (Q) value, and wherein the steps

further comprise demodulating further comprising code for causing a computer to demodulate

received symbols to obtain the at least one pair of received symbol values.

84. (Currently Amended) The computer readable media of claim 36, wherein the step of

mapping is performed so that each of the third values is a soft decision value.

85. (Currently Amended) The computer readable media of claim 36, wherein the step of

mapping is performed so that each of the third values is a Log Likelihood Ratio (LLR) value.

86. (Currently Amended) The computer readable media of claim 36, wherein the step of storing is performed so that the number of the memory banks is equal to twice the number of third

values

87. (Currently Amended) The computer readable media of claim 36, wherein the steps further

eomprise further comprising simultaneously retrieving two or more stored third values from two

or more of the plurality of memory banks.

88. (Currently Amended) The computer readable media of claim 36, wherein the steps further

comprise further comprising:

code for causing a computer to demodulate demodulating received symbols to obtain the

at least one pair of received symbol values; and

code for causing a computer to determine determining the storing pattern in accordance

with a transmission format of the received symbols.

89. (Previously Presented) The computer readable media of claim 88, wherein the transmission

format is selected from a group consisting of rate 1/3 encoding and rate 1/5 encoding.

90. (Previously Presented) The computer readable media of claim 88, wherein the transmission

format is selected from a group consisting of 16 Quadrature Amplitude Modulation (QAM), $8\,$

Phase-Shift Keying (8 PSK), and Quadrature Phase-Shift Keying (QPSK).

91. (Previously Presented) The computer readable media of claim 36, wherein the storing

pattern comprises a plurality of cycles, each cycle indicating a selected subset of the plurality of

memory banks and an address offset value for each memory bank in the selected subset, each of

the memory banks in the selected subset for storing one of the plurality of third values,

respectively.

92. (Currently Amended) The computer readable media of claim 36, wherein the steps further

eomprise further comprising:

code for causing a computer to generate generating storing addresses for one or more memory banks according to the storing pattern, each storing address being computed using a

base address added to an offset indicated by the storing pattern, the base address incremented by

a fixed amount subsequent to completion of each successive iteration of the storing pattern.

a fixed amount subsequent to completion of each successive iteration of the storing pattern.

93. (Curently Amended) The computer readable media of claim 36, wherein the steps further

eomprise further comprising:

code for causing a computer to select selecting two or more memory banks and

simultaneously retrieving stored third values according to an address; and

code for causing a computer to increment incrementing the address sequentially after the

step of simultaneously retrieving.